

## **DESIGN OF ROUNDING AREA AND POWER EFFICIENT BASED MULTIPLE FOR SIGNED AND UNSIGNED OPERATIONS**

**<sup>1</sup>Srinivasarao Udara, <sup>2</sup>Harish H M, <sup>3</sup>Niranjana Kumara M, <sup>4</sup>Annaiah H,**

<sup>1</sup>Professor, Department of E & C, S T J Institute of Technology, Ranebennur, India

<sup>2</sup>Assistant Professor, Department of ECE, Government Engineering College Haveri, India

<sup>3</sup>Assistant Professor, Department of ECE, Government Engineering College Hassan, India

<sup>4</sup>Assistant Professor, Department of CSE, Government Engineering College Hassan, India

DOI: <https://doie.org/10.0721/Jbse.2024635798>

---

**Article History: Received:14-04-2024**

**Revised: 24-06-2024**

**Accepted: 22-07-2024**

---

### **ABSTRACT**

The IEEE 754 Standard for Floating-Point Arithmetic has been the dominant method for representing real numbers in computer systems for many years. Recently, John L. Gustafson introduced the posit number format, which is touted to offer higher precision using the same or fewer bits and simpler hardware compared to IEEE 754. This new format is suggested as an alternative to the widely used IEEE 754 standard. This research investigates the posit number format, analyzing its features and properties as described in existing literature, and compares it to the standard floating-point numbers. This study evaluates the potential of posits to replace traditional floating-point numbers, as suggested in existing research. A posit arithmetic multiplier is designed at a low level using the Xilinx tool to generate synthesizable Verilog code, which is effective for unsigned number multiplication. Addressing both signed and unsigned numbers is crucial for practical applications. Therefore, we introduce a new method called the RoBA (Rounding Based Approximate) multiplier, which achieves significant reductions in area, delay, and power consumption, by 10%, 40%, and 54%, respectively. To conclude this study, we propose a low-level design for a posit arithmetic RoBA (Rounding Based Approximate) multiplier that supports both signed and unsigned operations. This design is created using the Xilinx tool to produce synthesizable HDL code. The Xilinx ISE 14.3 software is used for this purpose, while the Genus synthesis tool is employed for performing synthesis using 90nm technology, ensuring optimized area and low power consumption.

**Keywords:** Computer arithmetic, Floating point, Posit number system, Numerical error, Roba Multiplier.

### **1.1 Existing System**

The IEEE-754 standard specifies a range of formats for representing, formatting, and computing with real numbers, providing flexibility from 16-bit to 256-bit precision. Different fields utilize various precisions to suit their needs; for instance, deep learning frequently employs single-precision (32-bit), while image processing can leverage lower precisions for efficiency. Additionally, applications like GROMACS may use a combination of different precisions to optimize performance [1-2].

**Disadvantages:**

- It occupies more Area
- It consumes more power

**1.2 Proposed System**

The proposed design for the posit multiplier involves a parameterized data path, which includes several key stages in its critical path: extracting posit components, performing mantissa multiplication with an  $(nb-es)$  bit radix-4 modified Booth multiplier, carrying out final addition and normalization, packing the posit components, and executing rounding. Moreover, the design applies distinct processing for the sign and exponent. To improve power efficiency, two key optimizations are implemented: generating a control signal for the mantissa multiplier to activate only the necessary segments, and dividing the mantissa multiplier into smaller sections, each managed by the corresponding control signal [3-5].




Figure 1.1: Flow for Proposed multiplier

**Advantages:**

- The multiplier structure was designed with Less area and it consumes less power

**Applications:**

- Deep Learning
- DSP
- MAC

To complete our multiplier design, generating a control signal is crucial. The 16-bit input is divided into four segments. By identifying the first occurrence of the binary digit '1', we derive the control signal for both inputs. This position informs the comparison between segmented groups and input digits, helping determine the appropriate control signal for each input. This ensures the optimal selection of a smaller multiplier for the operation. Overall, the control signal is vital for optimizing the segmented multiplier selection process.

**2. Proposed Method**

Beyond image and video processing, approximate computing proves advantageous in fields where perfect arithmetic precision is not critical. It allows designers to balance accuracy, speed, and power consumption effectively. This flexibility extends across different design layers, including circuitry, logic, architecture, algorithms, and software. Techniques for approximation may involve intentional timing violations such as voltage over-scaling or over clocking, function approximation methods like modifying Boolean functions in circuits, or a combination of these approaches. Function approximation techniques are applied to various arithmetic components, such as adders and multipliers, across different design layers. This research introduces a high-speed, low-power approximate multiplier specifically designed for robust digital signal processing (DSP) applications [6]. The proposed multiplier, which is also area-efficient, modifies traditional multiplication methods at the algorithmic level by assuming fixed input values. This design is known as the Rounding-Based Approximate (RoBA) multiplier.

The proposed multiplication technique accommodates both signed and unsigned operations and introduces three optimized architectures. These architectures are assessed based on delay, power consumption, energy-delay product (EDP), and area, providing comparisons with various approximate and exact multipliers. This study's key contribution is: 1) the introduction of a novel Rounding-Based Approximate (RoBA) multiplication scheme by modifying traditional methods, and 2) the development of three hardware architectures specifically designed for approximate multiplication in both signed and unsigned contexts [7-9].

The main concept behind the proposed approximate multiplier centers on leveraging the efficiency achieved by operating on numbers that are powers of two ( $2^n$ ). This approach involves rounding the input values  $A$  and  $B$  to their nearest representations,  $A_{round}$  and  $B_{round}$ . The multiplication operation can then be reformulated using these rounded values to approximate the product of  $A$  and  $B$ . This method not only aims to reduce computational complexity but also optimizes power consumption and area utilization, aligning with the growing demand for efficient computational techniques in digital signal processing and other related applications.

$$A \times B = (A_r - A) \times (B_r - B) + A_r \times B + B_r \times A - A_r \times B_r.$$

The core insight here is that multiplication operations such as  $A_r \times B_r$ ,  $A_r \times B$ , and  $B_r \times A$  can be efficiently executed using shift operations, leveraging their computational efficiency in hardware implementations. However, the term  $(A_r - A) \times (B_r - B)$  introduces complexity in hardware due to its dependency on the differences between exact and rounded values, contributing minimally to the final result. To streamline the multiplication process and optimize hardware efficiency, it is proposed to omit this term from the computation. Thus, the multiplication operation can be effectively simplified using the following expression:

$$A \times B \cong A_r \times B + B_r \times A - A_r \times B_r$$

In this approach, we prioritize identifying the closest values of  $A$  and  $B$  as  $2^n$ . When  $A$  (or  $B$ ) equals  $3 \times 2^{(p-2)}$  (where  $p$  is any positive integer greater than one), it aligns with two nearby  $2^n$  values, differing by  $2^p$  and  $2^{(p-1)}$  in absolute terms. Both values equally impact the accuracy of the proposed multiplier. Choosing the larger value (except when  $p = 2$ ) simplifies hardware implementation for determining the nearest rounded value, which is why it is emphasized in this research.

This method capitalizes on numbers of the form  $3 \times 2^{(p-2)}$  being treated as "don't care" values in rounding operations, which simplifies the computational process. Employing these values for rounding up can result in smaller logical expressions. An exception arises with the number three, for which two is considered the nearest value in the proposed approximate multiplier [10-11].






Figure 1.2: Block Diagram for the Hardware Implementation of the ROBA Multiplier


Unlike previous studies, where approximate results were consistently smaller than exact values, the RoBA multiplier can produce outcomes that vary in magnitude relative to the exact result. This variation hinges on the relative sizes of  $A_r$  and  $B_r$  compared to  $A$  and  $B$ . Specifically, if one operand (like  $A$ ) is smaller than its rounded value and the other operand (like  $B$ ) is larger than its rounded value, the approximate result may exceed the exact result. This phenomenon occurs due to the negative product of  $(A_r - A)$  and  $(B_r - B)$ .

The RoBA multiplier yields an approximate result that surpasses the exact one due to the nature of the difference being the product itself. Conversely, when both operands  $A$  and  $B$  exceed or fall short of their rounded values  $A_r$  and  $B_r$ , respectively, the approximate result will be less than the exact result. It's crucial to highlight that the benefits of the RoBA multiplier apply primarily to positive inputs, as the rounded values of negative inputs under two's complement representation do not align with the  $2n$  format.


To ensure accurate multiplication in signed magnitude representation, it is advised to first ascertain the absolute values of both input operands and then determine the sign of the multiplication result based on the signs of these operands. This approach allows the multiplication operation to proceed using unsigned numbers, after which the appropriate sign is applied to the resultant unsigned value, ensuring correctness and consistency in the computation process.




**Figure 1.3: RTL schematic & internal block diagram**



**Figure 1.4: Area report of the Roba multiplier**



**Figure 1.5: Simulation of the Roba multiplier**




**Figure 1.6: power report of the Roba multiplier**



Pin	Type	Fanout	Load (PF)	Delay (ps)	Arrival (ps)	Setup (ps)
y[1]	In port	12	22.4	0	+0	0 R
R1[31]						
g5/v						
g5/v	NOR2BKX	10	17.2	248	+0	0 R
g5/v						
R1[30]						
g5/v						
g5/v	XOR2X1	1	1.8	30	+0	392 R
g5/v						
g5/v	AND2X1	1	4.6	30	+0	382 R
S1[30]						
S1[29]						
g1/B						
g1/CO	ADDX1	1	4.6	30	+0	342 R
g1/CO						
g1/CO						
g1/CO	ADDX1	1	4.6	30	+0	403 R
g1/CO						
g1/CO	ADDX1	1	4.6	30	+0	404 R
g1/CO						
g1/CO	ADDX1	1	4.6	30	+0	325 R
g1/CO						
g1/CO	ADDX1	1	4.6	30	+0	525 R
g1/CO						
g1/CO	ADDX1	1	4.6	30	+0	585 R
g1/CO						
g1/CO	ADDX1	1	4.6	30	+0	646 R

**Figure 1.7: Timing report of the Roba multiplier**



**Figure 1.8: Synthesis of the Roba multiplier**

### 3. Results and discussions

To ensure equitable comparison, uniform Verilog HDL coding practices are employed using the Xilinx 14.7 ISE tool to design each logic block. Subsequently, all designs undergo synthesis with the Genus tool utilizing the SAED 90nm CMOS technology library. This process evaluates key metrics such as core area, timing characteristics, and power consumption across different word sizes. The analysis includes critical parameters such as maximum combinational gate delay, core area utilization, power consumption metrics like area-delay-product (ADP), and power-delay-product (PDP), which are detailed in Table 1. The observed outcomes are subject to variation based on the HDL coding methodology and the optimization configurations applied in the Genus tool. Utilizing a 16-bit input sequence, the implementation of the High-Speed and Low-Power RoBA multiplier illustrates notable advantages including reduced power consumption, minimized footprint, and enhanced operational speed. Detailed analysis through area-delay-product (ADP) and power-delay-

product (PDP) plots for the 16-bit input sequence are presented in Figures 1.6 and 1.7, respectively. Additionally, Figure 1.8 provides the RTL perspective of the 32-bit HC binary adder.

### Existing method using Xilinx 4.7 tool

Name of the module	Power (W)	Area ( $\mu$ )	Timing
Robo multiplier	3.5678	189	12.567 ns

### Current method using Genus tool

Name of the module	Power (nW)	Area (nm)	Timing (fs)
Robo multiplier	120.5678	1782	387.567

## 4. Conclusion

The RoBA multiplier is an approximate multiplier designed to prioritize high speed and energy efficiency in digital signal processing. It operates by rounding input values to the nearest power of 2, significantly simplifying the multiplication process. This method reduces computational complexity, leading to enhanced speed and reduced energy consumption, although it introduces minor approximation errors. Notably, the RoBA multiplier supports both signed and unsigned multiplication operations, making it versatile for various applications in computational systems.

## References

- 1) Hao Zhang and Seok-Bum Ko, -Design of Power Efficient Posit Multiplier, ||IEEE on Circuits and Systems—ii: express briefs, vol. 67, no.5, May2020.Transactions
- 2) J.L. Gustafson and I. Yonemoto, -Beating floating point at its own game: Positarithmetic, ||Supercomput.Front.Innovat.Int. J., vol. 4,no. 2, pp. 71– 86, Jun. 2017.
- 3) Sneha Singh and Prachi Singh, -Implementation of Radix-4 Booth Multiplier by VHDL,|| IJRREEE, vol 4, issue 1,pp 1-11, Jan 2017.
- 4) Sukhmeet Kaur, Suman and Manpreet Singh Manna, -Implementation of Modified Booth Algorithm(radix-4) and its comparison with Booth Algorithm(radix-2),|| Advances Electric and Electronic Engineering, ISSN 2231-1297, vol 3, no 6,pp683-690, 2013.
- 5) Bikash Chandra Sahoo, Sanjay Kumar Samant, -Design and Power Estimation of Booth Multiplier Using Different Adder Architectures, ||2013.
- 6) S.ShafiullaBasha,Syed,JahangirBadashah,-DesignandImplementationofRadix-4Based High Speed Multiplier for ALU's using Minimal Partial Products, ||JAET,ISSN 2231-1963,vol4, issue1, pp 314-325.
- 7) D.R. Kelly, B.J. Phillips, and S. Al-Sahrawi, -Approximate signed binary integer multipliers for arithmetic data value speculation,|| in Proc. Conf. Design Archit. Signal Image Process.,2009, pp.97–104.
- 8) K.Y. Kyaw, W. L.Goh, and K.S.Yeo,-Low-power high-speed multiplier for error-tolerant

application, in Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits (EDSSC), Dec. 2010, pp. 1–4.

9) A. Momeni, J. Han, P. Montuschi, and F. Lombardi, -Design and analysis of approximate compressors for multiplication, IEEE Trans. Comput., vol. 64, no. 4, pp. 984–994, Apr. 2015.

10) K. Bhardwaj and P.S. Mane, -ACMA: Accuracy-configurable multiplier architecture for error-resilient system-on-chip, in Proc. 8th Int. Workshop Reconfigurable Commun. -Centric System. -Chip, 2013, pp. 1–6.

11) K. Bhardwaj, P.S. Mane, and J. Henkel, -Power- and area-efficient approximate wallace tree multiplier for error-resilient systems, in Proc. 15th Int. Symp. Quality Electron. Design (ISQED), 2014, pp. 263–269.